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ABSTRACT
This paper describes the planned configuration of the Atmospheric
and Oceanographic Information Processing System (AOIPS) being designed
and implemented by the Computer Systems Branch (Code 933) of the
Information Extraction Division. A system load analysis is performed
and various reconfiguration options are discussed.
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I. Introduction
The Atmospheric and Oceanographic Information Processing System
(AOIPS) is an interactive system designed to meet the image display,
analysis, and data management needs of investigators in the disciplines
of meteorology, hydrology, earth resources, and oceanography. In
addition to providing analysis support, it will be used to develop new
information extraction and analysis techniques and to provide a
facility for use in future research and development efforts.
AOIPS, as shown in Figure 1, will cons`.st of a modified General
Electric (GE) IMAGE 100 Interactive Multispectral Image Analysis
System, a Digital Equipment Corporation (DEC) PDP-11/70 computing
system and a color image display and analysis terminal. In order to
increase the accessibility of the IMAGE 100 to the larger on-line data
base of the PDP-11/70, a 16K word core memory and a 88M byte disk drive
will be shared by the two systems. The PDP-11,70 will also be inter-
faced to the GSFC Science and Applications Computing Center (SACC) IBM
360/91 via a 4800 baud communications line.
The following sections detail the variur
	
oonents that make up
the IMAGE 100 and the PDP-11/70 computing system.
II. AOIPS System Description
AOIPS will basically consist of two minicomputer systems - (1)
the PDP-11/45 system controlling the IMAGE 100 Image Analyzer Console
and (2) the PDP-11/70 system controlling the GSFC-designed color image
display and analysis terminal (hereafter referred to as the Image
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Display Terminal). The IMAGE 100 system is expected in September 1975
and is described in Section II.A. The PDP-11170 system will be ac-
^,	 1	 quired in two phases. The equipment listed in Section II.B comprises
the initial delivery expected in August 1975. Section II.0 lists the
system components to be acquired through an augmentation planned for
r
,, rT
	
the first half of calendar year 1976.
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II.A. IMAGE 100 System Components
The GE IMAGE 100 (expected delivery September 1975) will con-
sist of the following equipment:
Image analyzer console
Solid state image memory unit
Process controller including:
- DEC PDP-11145 Central Processing Un.t (CPU) with a
Floating Point Unit (FPU) and a memory management unit
- 64K (16-bit) word core memory
- DEC writer
- DEC DR11-B Direct Memory Access (DMA) interface unit
- DEC KW11-L real time clock
- DEC RK11-DE disk drive and controller (1.2M word)
- DEC RK05-AA disk drive 0.2M word)
i
- DEC DL11-E display terminal interface
	
C	 - DEC CR11 card reader
° Two Bucode model 4025-DD 9-track tape drives (125 ips,
	 it
800/1600 bpi)
i
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II. B. PDP-11/70 Initial System Equipment
The PUP-11/70 portion of AOIPS will be delivered in two phases.
The initial delivery (expected August 1975) will include the following
equipment:
PDP-11/70 CPU with Ck: byte bipolar cache memory, memory
management, and a Floating Point Unit (FPU)
128K 8-bit bytes (64K words) parity core memory with 1.02
u sec cycle time for a 32-bit (double-word) transfer.
ASR-35 teletype and control
KWIl-L line frequency clock
RWPO4 88M byte moving head disk drive and controller
* A TV scanner (which is not part of the initial system) digitizes
hard copy images, maps, overlays, etc. The scanner interface allows
the digitized data to be input to the computer.
4
• Datum model 5091-Pll-DD controller
• Gould model 5090 line printer (1311 column, 1200 1pm)
• Tektronix no-,ael 4012 graphics display terminal
° Scar:^,er interface*
IMAGE 100 - PDP-11/70 computer interface unit (to be
delivered in November 1975) consisting of:
- MA11-FA multiport memory unit (16K words)
- MAll-FF control unit/,-ontrol panel
A bock diagraw of the IMAGE 100 portion of AOIPS is shown in
Figure 2.
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° TWU45 800/1600 bpi, 75 ips magnetic tape drive and con-
troller
TU45 800/1600 bpi, 75 ips expansion magnetic tape drive
CR11 300 cpm card reader
LP11-VA 132 column, 64 character, 300 1pm line printer
and control
VT05-BA CRT terminal
DL11-A controller for VT05
• KW11-P real time clock
• DR11-B DMA i nterface (4 each)
The planned initial configuration of these items is shown in
Figure 3.
While tha PDP-11 series before the 11/70 performed all I/O by
means of a single data bus (the UNIBUS) with 16-bit (word) transfers,
the PDP-11//0 provides for up to four high-speed control devices (DEC
model RH70) in addition to the UNIBUS. These controllers are inter-
faced to the cache memory of the 11110 via a 32-bit (double-word) high-
speed data bus, thus allowing I/O operations to take advantage of the
32-bit data path from the cache to memory. As shown in Fi g ure 3, two
of these controllers will be provided in the initial delivery - one to
control the RPO4 disk drive and one to control the two 9-t rack tape
drives.
II.C. PDP-11170 Augmented System
The second phase of the PDP-11/70 delivery is an augmentation
r
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planned fur the first half of CY 1976. The additions planned in this
r
augmentatiun are listed below:
800/1500 bpi, 75 ips magnetic tape drive and UNIBUS
controller
Dual port 44M word disk drive to be interfaced with both
the IMAGE 100 and the PDP-11/70
44M word swapping disk drive
Interactive graphics terminal and interface
4800 baud half-duplex bi-synchronous transmission controller
and modew
64K words of additional core memory
During the same time period, the Image Display Terminal is expected
to be delivereu with an additional high speed contruller and a VT50
yi	 CRT terminal and controller. The addition of a High Density Digital
Tape Drive (HDDT) is also planned. A special interface will be designed
and implemented for the HDDT to allow it to share a high-speed controller
with standard magnetic tape drives.
{	 The planned configuration including the above items is shown in
Figure 4. The dual port disk will be interfaced to the same high-speed
controller as the RPO4 drive provided in the initial delivery. One of
the initial 9-track tape drives will be moved to the UNIBUS with the
new tape drive. Its place on the high-speed controller will be taken
b the HDDT. The swapping disk and the 	 lay Terminal will be Image DispY	 9	 P
connected to the remaining two controllers. A DR11-3 DMA intWace
between the Image Display Terminal and the UNIBUS is also planned for
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the purpose of transferring control information.
While the IMAGE 100 configuration is well defined, the presence of
the four high-speed controllers on the PDP-1:/70 allows some room for
b	 1
n	 reconfiguration. Section III presents peak load estimates for the IMAGE
100 and PDP-11/70 systems.	 Additional peak load estimates are given
in Section IV for PDP-11/70 reconfiguration options that may ;e con-
sidered in the frture.
III. Peak Load Estimates
In order to evaluate the various configuration options available
in designing a computer system or to identify potential bottlenecks in
a specific system, it is necessary to identify the resources that limit
throughput and to determine the peak loads on them. For example, over-
all system throughput is generally limited by the speed at which data
can be transferred to and from memory. The total memory transfer
ji	 capacity is determined by the memory cycle time, the data transfer
width, and the degree to which memory is interleaved. Tiie PDP-11 uses
non-processor requests (NPR) to transfer data between high speed
peripheral devices and memory. These transfers take place between bus
cycles of an instruction execution and at a higher priority than CPU
access to memory. Therefore, as the total aggregate transfer rate of
these peripheral devices approaches the memory capacity, the CPU
utilization decreases and system degradation becomes progressively
worse.
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Tables I and II give the transfer rates for the AOIPS peripherals.
The peak load estimates for the IMAGE 100 and the initial and augmented
phases of the PDP-11/70 system are based on these transfer rates.
III.A. IMAGE 100 Peak Load Estimate
The IMAGE 100 will contain a PDP-11/45 with 64K words of core
memory with a basic cycle time of 980 nanoseconds. An additional 90
nanoseconds is required when the memory management unit is enabled.
This results in a maximum memo-y transfer rate of 0.935M words/second.
Table III gives a breakdown of the load imposed by each of the IMAGE
100 peripherals (including the dual port disk described in Section II.C)
on the available memory cycles. All numbers are in terms of memory
cycles per second (Hz), where each memory cycle results in the transfer
of one 16-bit word.
As shown in Table III, the initial configuration of the IMAGE
100 will have an estimated peak load of 87.4'3 of the available memory
cycles used for data transfers. When the dual port disk is connected
however, the peak load will be 130`: of the system capacity. It will
therefore be necessary to synchronize the device handlers for the Image
Analyzer Console DR11-B and the dual port disk so that simultaneous
data transfers by both devices are not permitted.
III.B. PDP-11/70 Peak Load Estimate
As mentioned previously, the PDP-11/70 provides a 32-bit data
path through the cache memory to main memory for up to four high speed
11
h^r
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Table I
Transfer rates for AOIPS peripherals
Maximum
Model ** Transfer Rate
Device Name Number (Bytes/Second)
Moving head disk RPO4 0.8 X 106
Magnetic tape, 9-track TU45 1.2 X 105
Alphanumeric display
terminal VT50 1200
Alphanumeric display
terminal VTO5 300
Card reader CR11 570
Line printer LP11 660
Teletype ASR-35 10
Graphic display
terminal 1200
Transmission controller
(4800 baud) 600
Image display
2 X 106terminal
DMA interface DR11-B 0.8 X 106 ***
HDDT See Table II
•	 Disk cartridge RK05 0.18 X 106
•	 Line printer Gould 5000 2.64 X 103
*	 Magnetic tape,
9-track Bucode 4025-DD 0.2 X 106
Graphic display
terminal Tektronics 4012 1200
i
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Table I
Transfer rates
1
for AOIPS peripherals
Maximum
Model	 ** Transfer Rate
Device Name Number (Bytes/Second)
Moving head disk RPO4 0.8	 X	 106
-	 Magnetic tape,	 9-track TU45 1.2	 X	 105
Alphanumeric display
terminal VT50 1200
Alphanumeric display
terminal VT05 300
Card reader CR11 570
Line printer LP11 660
4%4
Teletype ASR-35 10
Graphic display
terminal 1200
e
Transmission controller
(4800 baud) 600
Image display
1062 Xterminal
DMA interface DR11-B 0.8 X 106 ***
NDDT See Table	 II
*	 Disk cartridge RK05 0.18 X	 106
*	 Line printer Gould 5000 2.64	 X	 103
'	 Magnetic
	
tape,
9-track Bucode 4025-DD 0.2	 X	 106
*
`	 Graphic
	 display
l	 terminal Tektronics 4012 1200
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Table 1 (continued)
Maximum
Model **	 Transfer Rate
Device Name	 Number	 (Bytes/Second)
• Image memory unit	 1.25 X 106
• DEC writer	 LA36	 30
• Supplied with IMAGE 100
** All model numbers are DEC unless otherwise specified
*** Maximum rate of DMA interface on PDP-11/70
13
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Table II
HDDT Data Rates
(bytes/sec)
Tape Speed	 Unpacked	 Packed
inch/sec	 (8 channels of _data) 	 (11 channels of data)
1 7/8	 3.0 X 104	4.125 X 104
3 3/4
	 6.0 X 10 4	8.25 X 104
7 112	 1.2 X 10 5	1.65 X 105
15	 2.4 X 105
	3.3 X 105
30	 4.8 X 10 5	6.6 X 105
60	 9.6 X 10 5	1.32 X 106
120	 1.92 X 106	2.64 X 106
Note:
Tentative configuration of HDDT calls for 14 channels
operating at 16000 bits/inch/channel.
A maximum of 11 of the 14 channels available may be
used to record data. The remaining channels are
assigned for a data sync track, a search track and
a time track.
See Appendix, "Considerations Involved in Selecting
HDDT Tape Speed".
I
J
IMAGE 100 Peak Load Estimate
Total memory cycle capacity = 0.935 MHz
1 Hz = 1 16-bit word transfer
Device	 Memory Cycle Load (MHz)
Disk (RK05) 0.09
Line printer (Gould) 0.00132
Mag tape (Bucode) 0.10
Graphics display terminal 0.0006
Image memory unit 0.625
DEC writer 0.000015
Card reader 0.000285
Delivered system load 	 - 0.817220
Percentage of total capacity = 87.4.0,'
Remaining capacity
	 - 0.117780
Dual-port disk load 	 = 0.40 *
`I
b
1
Table III
i i
Total load	 1.217220
Percentage of total capacity =	 130%
Overload	 =	 0.282220
* Since the source of the augmentation equipment is
not known at this time, the data rate used is that of
similar equipment included in the PDP-11/70 initial
delivery.
M%
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I/O controllers (DEC models RH70). For non-interleaved memory (as is
i
the case in the initial configuration), the main memory cycle time is
1.02 w sec for a double word (32 bit) access, yielding a 3.92M byte per
d
A	 second memory transfer rate, or a .98 MHz memory cycle rate (with one
double word access per cycle). For interleaved memory (as will be the
case in the augmented configuration), the effective cycle time is 690
nsec, yielding a 5.8M byte per second, memory transfer rate or a 1.45
MHz memory cycle rate (with one double word access per cycle).
When data transfers are performed via the UNIBUS, only 16 bits
are transferred at a time. Since 16-bit transfers are not affected by
interleaving, this yields a basic cycle time of 1.02 r,sec per 16-bit
transfer. When tha UNIBUS map is enabled, the map overhead increases
this to approximately 1.2 a sec. If the transfer is a read from main
wemoey, the cache overhead of 0.3 a sec must be added. However,
assuming that the next transfer will be from the next sequential
^fl location (as is usually the case in block data transfers), that transfer
will take advantage of the cache and will thus have a cycle time of
0.3 a sec. Therefore, each double word transfer from mai.r memory to
a UNIBUS device will generally require 1.8 o sec (1.5 w sec for the
first word and 0.3 a sec for the second). This is equivalent to a
0.556 MHz memory cycle rate (at one double word access per cycle).
When transfers from UNIBUS devices to main memory occur, the memory
write cycle time (0.75 u sec) plus the UNIBUS map overhead (approximately
0.18 a sec) yields a cycle time of 0.93 .a sec per word or 1.86 a sec
per double-word, which is equivalent to a 0.538 MHz memory cycle rate
16
v
b(one double-ward access per cycle).
In determining the system load due to UNIBUS devices, the worst
case of writes to main memory will be used. Therefore, the load
factor increase for devices on the UNIBUS over devices on the high
speed bus is:
1.86 a sec/double-word on UNIBUS	
=
 2.7
.690 ,u	 sec/double-word on high speed bus
for interleaved memory; and
1.86 u_ sec/double-word on UNIBUS	
=1.82
1.02 a sec/double-word on high speed bus
for non-interleaved memory.
Table IV gives a breakdown of the load imposed by each of the
peripherals of the PDP-11/70 initial configuration. The load for each
device is given by the transfer rate (M bytes/sec)/4 (bytes/double-word
access) multiplied by the 1.82 load factor increase given above if the
device is on the UNIBUS. As shown, the estimated peak load for the
initial configuration is 23.5..".', of the total capacity.
Table V gives the peak load estimate for the augmented config-
uration. The load for each device is given by the transfer rate (M
bytes/sec)/4 (bytes/double-word access) multiplied by the 2.7 load
factor increase given auove if the device is on the UNIBUS. As shown,
the estimated peak load is 48`5 over the capacity. This analysis, how-
ever, assumes that the Image Display Terminal and the two DMA interfaces
are operating simultaneously and at maximum capacity. Since the two
17
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Table IV
PDP-11/70 Initial Configuration Peak Load Estimate
Total memory
 cycle capacity = 0.98 MHz
Device Location Memory Cycle Load (MHz)
Disk (RPO4) RH70-A 0.2
Tape (TU45) RH70-B 0.03
Card read-r (CRII) UNIBUS 0.000259
Line printer (LPI1) UNIBUS 0.000300
Display terminal
(VT05) UNIBUS 0.000136
Teletype (ASP.-35) UNIBUS 0.000005
Total load = 0.2307 MHz
Percentage of total capacity	 = 23.5,°S
Remaining capacity - 0.7493 MHz
t
I
	 n ;
7.8
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DMA interfaces will be transferring control and status information and
not high volumes of data, it is reasonable to assume t> t their rates
(as determined by the user devices to which they are connected) could
be much slower than the maximum rate of 800K bytes/second given in
Table I. Also, the device handler software will be designed such that
only one DMA interface can be transferring data at any one time. Thus,
if the maximum data rate of any device connected to the system by a
DMA interface were held to 100K bytes/second and if only one DMA inter-
face could run at a time, the total DMA interface load would be 0.068
MHz, resulting in a total load of 1.134566 MHz and a remaining capacity
of 0.315434 MHz. This analysis is shown in Table V(a). The estimated
peak load in this case is 78`, of the total capacity.
An additional reduction in the load can be achieved by decreasing
the data transfer rate of the lmiage Display Terminal interface on the
high-speed bu, The initial load of 0.5 MHz assumes data transfer in
the cycle time of the refresh memory (2M byte per second). Since data
transfers will generally be of TV-size (256K byte) images (which is
too large to be held entirely in main memory), the data will probably
be coming from (or going to) another peripheral device via main memory.
Since the fastest device (an RR04 disk) has a transfer rate of BOOK
bytes per second (0.' MHz load), the Image Display Terminal/high-speed
bus transfer rate can be reduced to 800K bytes per second without a
significant effect on overall response. This would reduce the total
peak load to 0.834566 MHz (57.5 0.1 of total capacity), with a remaining
capacity of 0.615434 MHz. This analysis is shown in Table V(b) and
11
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Table V
PDP-11/70 Augmented Configuration
^'a
Peak Load Estimate
„	 Total memory cycle capacity = 1.45 MHz
.
Device Location Memory Cycle Load (MHz)_
Disk (RPO4) RH70-A 0.2*
HDDT (Assuming 15 ips) RH70-B 0.0825
Swapping disk RH70-C 0.2*
Image Display Terminal RH70-D 0.5
9-track tape (TU45) UNIBUS 0.081*
Display terminal	 (VT50) UNIBUS 0.000810
Card reader (CR11) UNIBUS 0.000385
Line printer	 (LP11) UNIBUS 0.000446
Display terminal	 (VT05) UNIBUS 0.000203
Teletype (ASR-35) UNIBUS 0.000007
DMA Interface (DR11-B)
for Image Display
Terminal UNIBUS 0.54
DMA Interface (DR11-B)
for analog terminal UNIBUS 0.54
4800 baud transmission
controller UNIBUS 0.000405*
Interactive graphics
terminal UNIBUS 0.000810*
1
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Table V ( continued)
Total load = 2 . 146566 MHz
Percentage of total capacity = 14K
Overload = 0.696566 MHz
* Since the source of the augmentation equipment is
not known at this time, the data rates used are those
of similar equipment included in the initial delivery.
^
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Total load
	
=	 1.134566
22
Table V(a)
PDP-11/70 Augmented Configuration - Peak Load Estimate
Single DMA interface operation at maximum rate of 100K
bytes/second
Total memury cycle capacity = 1.45 MHz-
Device Location Memory Cycle Load (MHz)
Disk (PPO4) PH%0-A 0.,)*
HDDI (Assuming 15 ips) PH70-B 0.0825
Swapping disk PH70-C 0.2*
Image Display Terminal P,H70-D 0.5
9-track tape (TU45) UNIBUS 0.081*
Display terminal 	 (VT50) UNIBUS 0.000810
Card readoi, (CP11) UNIBUS 0.000385
Line printer (LP11) UNIBUS 0.000446
Display terminal	 (VT05) UNIBUS 0.000203
Teletype (ASP-35) UNIBUS 0.000007
DMA Interface (DP11-B)
for Image Display
Terminal UNIBUS
0.068
DMA Interface (DP11-B)
for analog terminal UNIBUS
4800 baud trarsmrission
controller UNIBUS 0,000405*
Interactive graphics
terminal UNIBUS 0.000810*
f
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rTable V a (continued)
Percentage of total capacity 	 = 780%
Remaining capacity	 = 0.315434
* Since the source of the augmentation equipment is not
known at this time, the data rates used are those of
similar equipment included in the initial delivery.
I
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Table V(b)
PUP-11/70 Augiented Configuration - Peak Load Estimate
Single DMA interface operation at maximum rate of
100K bytes/second
A,aage Display Terminal transfers limited to 800K bytes/
second
Tutal memory cycle capacity = 1.45 MHz
Device Location Memory Cycle Load (MHz)
Disk (RPO4) RH70-A 0.2*
HDDT (assuming 15 ips) RH70-B 0.0825
Swapping disk RH70-C 0.2*
Image Display Terminal RH70-D 0.2
9-track tape (TU45) UNIBUS 0.081*
Display terminal
	 (VT50) UNIBUS 0.000810
Card reader (CR1I) UNIBUS 0.000385
.ine printer
	 (LP11) UNIBUS 0.000446
Display terminal	 (VT05) UNIBUS 0.000203
Teletype (ASR-35) UNIBUS 0.000007
DMA Interface (DR11-8)
for Image Display
Terminal UNIBUS
0.068
DMA Interface (DR11-13)
for analog terminal UNIBUS
4800 baud transmission
controller UNIBUS 0.000405*
Interactive graphics
terminal UNIBUS 0.000810*
Total load = 0.834566
YI
Table V b (continued)
L:
i Percentage of total capacity 	 -	
57.5°
N	 Remaining capacity	 = 0.515434
* Since the source of the augmentation equipment is not
known at this time, the data rates used are those of
similar equipment included in the initial delivery.
Note: This table presents the expected peek load cr,nditions
under which the augmented system (Figure. 4) will be
operated.
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delineates the expected peak load conditions under which the augmented
AUIPS system (Figure 4) will be operated.
IV. Reconfiguration Options
The following major criteria were used in evaluating and selecting
the POP-11/70 configurations shown in Figures 3 and 4:
(a) Currently, only one device type may be connected to a high
speed controller;
(b) The swapping disk ° r°.ould be connected to a different con-
troller from the disks used for data and program storage in order to
minimize controller contention problems;
(c) One 9-track magnetic tape drive should be connected to a
different cur±roller from the other two in order to provide more con-
current I/O for tasks requiring both input and output tapes; and
(d) The Image Display Terminal must be allowed a sufficiently
high data transfer rate to provide satisfactory response.
While criteria (a), (b), and (c) are rigid, the subjective nature
of (d) may allow the following alternative options to be considered.
Option 1.
Option 1 consists of the following:
'Mow the DR11-B DMA interface to the Image Display Terminal to
operate at the 8OOK byte per second rate and use it to transfer all
data; remove the Image Display Terminal/high-speed controller inter-
face. Move the two 9-track magnetic tape drives from the UNIBUS to the
high-speed controller (controller D in Figure 4) vacated by the Image
Y
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Display Terminal.
The peak load estimate for this option is given in Table VI. As
shown, this option results in a greater peak load than does the aug-
mented configuration with the reduced DMA transfer rates (Table V(b)).
Also, the DMA interface for the Image Display Terminal would now be
transferring image data as well as control information, and would there-
fore have a much higher duty cycle resulting in a greater average load.
For these reasons, this option is not being seriously considered.
Option II.
Option II consists of the following:
Interface the Image Display Terminal to the second port of a dual
port disk; this necessitates the replacement of the single-port disk on
controller A in Figure 4. Move the two 9-track magnetic tape drives
from the UNIBUS to the high-speed controller (D) vacated by the Image
Display Terminal.
The peak load estimate for this option is given in Table VII. As
shown, this option provides a significant load advantage over the aug-
mented configuration (W vs. 57.55s of capacity used). However, main
disadvantages of this option are as follows:
(a) The Image Display Terminal interface to the dual-port disk
must be a smart one (for example, a small CPU).
(b) In order to prevent the disk from being seek-bound, the Image
Display Terminal must wait until the disc, is completely loaded before
it begins reading from the disk. Assuming the entire disk pack is used
(88 million bytes), approximately 2 minutes are required to load the
27
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Table VI
PUP-11/70 Reconfiguration Option I Peak Load Estimate
Total memory cycle capacity = 1.45 MHz
Device Location	 Memory Cycle Load (MHz
Disk	 (RPO4) RH70-A 0.2*
HDDT (assuming
15	 ips) RH70-B 0.0825
Swapping disk R9 0-C 0.2*
Tape (T045) RH70-D 0.03*
Display terminal
(Vf1 50) UNIBUS 0.000810
Card reader (CR11) UNIBUS 0.000385
Line printer	 (LP11) UNIBUS 0.000446
Display terminal
(VT05) UNIBUS 0.000203
Teletype (ASR35) 49IBUS 0.000007
DMA interface
(DR11-B)	 for
R&D terminal UNIBUS 0.54
DMA interface
(DR11-B) for
analog terminal UNIBUS 0.068
4800 baud trans-
mission controller UNIBUS 0.000405*
Interactive graphics
terminal UNIBUS 0.000810*
A
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Table VI
Total 'oad	 =	 1.123566
Percentage of total capacity =	 77.5%
Remaining capacity	 =	 0.326434
* Since the source of the augmentation equipment is not
known at this time, the data rates used are those of
similar equipment included in the initial delivery.
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Table VII
PLP-11/70 Reconfiguration Option II Peak Load Estimate
Total memory cycle capacity = 1.45 MHz
Device Location	 Memory Cycle Load (MHz)
Disk (RPO4) RH70-A 0.2*
HOOT (assuming
15 ips) RH70-B 0.0825
Disk (RPO4) RH70-C 0.2*
Tape (TU45) RH70-D 0.03*
Display terminal
(VT50) UNIBUS 0.000810
Card reader (CRil) UNIBUS 0.000385
Line printer (LP11) UNIBUS 0.000446
Display terminal
(VT05) UNIBUS 0.000203
Teletype (ASR35) UNIBUS 0.000007
DMA interface
(R&D terminal and
analog terminal) UNIBUS 0.068
4800 baud trans-
mission controller UNIBUS 0.000405*
Interactive graphics
terminal UNIBUS 0.000810*
Total
	 load = 0.583566
y
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Table VII (continued)
Percentage of total capacity	 =	 40%
Remaining capacity	 = 0,866434
* Since the source of the augmentation equipment is not
known at this time, the data rates used are those of
similar equipment included in the initial delivery.
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disk.
(c) The Image Display Terminal is one step further removed from
the cumputat'on power of the CPU and from the remaining peripherals.
Due to these reasons, this option is not being implemented at this
time, but may be considered in the future.
V. Summary
The configuration of the IMAGE 100 subsystem of AOIPS is shown in
Figure 2. The device handle b will be synchronized so that simultaneous
data transfers involving the Image Analyzer Console and the dual port
disk cannot occur. This will result (as shown in Table III) in a peak
load on the PDP-11/45 due to the system peripheral devices of 87.4 of
the available memory cycles.
The post-augmentation configuration of the PDP-11/70 subsystem of
ADIPS is shown in Figure 4. All data transfers through the DR11-B DMA
interfaces will be limited in rate (far example, LOOK bytes/second),
and the device handlers will be written so that only one DR11-B can be
transferring data at any given time. Also, the data transfer rate of
the Image Display Terminal on the high speed bus will be limited to the
RPO4 disk rate of 800K bytes/second. This will result (as shown in
Table V(b)) in a peak load on the PDP-11/70 due to the system peripheral
devices of 57.5?u of the available memory cycles.
Two reconfiguration options were considered in light of the peak
system load. Option I, which basically consisted of interfacing the
Image Display Terminal only with the UNIBUS and moving all tape drives
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from the UNIBUS to the high speed bus, resulted in an increased load of
77.Vj' and is not being considered for implementation.
d	 Option I1, which consisted of interfacing the Image Display Terminal
to the PDP-11/70 through a dual port disk and moving all tape drives
l	
from the UNIBUS to the high speed bus, resulted in a reduced peak load
of 402. This option is not currently being pursued due to the additional
I
hardware required and the altered nature of the relationship between
the PDP-11/70 and the Image Display Terminal.
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Appendix
Considerations Involved in Selecting HDDT Tape Speed
The basic rule to use in selecting HDDT tape speed is: data must
not be transferred from the HDDT faster than the destination device can
handle it.
For example, if data is being read from the HDDT directly into
memory for processing and the entire block of data being transferred
can be stored in memory, then the HDDT could probably be run at 120
ips (2.64M bytes/second).	 However, if data is simply being buffered
in memory for subsequent transfer to another peripheral deice, then
the HDDT speed must be selected such that the data transfer rate is
less than that of *.he final destination device. The difference
between the two data transfer rates must be great enough to allow for
fi.ierrupt service routine execution and for destination device latency.
The fastest device in AOIPS (other than the HDDT) is the 44M word
RPO4 disk. While the data transfer time per word is 2.5 o seconds,
the actual transfer rate for a block of data must be determined from
the number of bytes per track and the rotation speed as follows:
bytes/track = 256 words/sector X 22 sectors/track
X 2 bytes/word
11264
rotational speed = 3600 RPM
= 60 revolutions per second
35
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Ibytes1sec = 112164 bytes/revulution Y, 60 revulutions pet-
second.
o	
m 675840 bytes per second.
Comparing this to the HDDT data rates given in Table H, one finds
that the RPO4 could accept one disk track of data from the BUT at the
30 ips speed. However, since the volume of data input frort the HDDT
will generally require mure than one track (a typical iwuye of 4096 by
4096 require,,; 16M bytes), the RPO4 head positioning and rotational
latency times must be taken into account.
The RPU4 controller automatically increments the track address
withill the cylinder being written when the last sector of the current
track has been accessed. In addition, an automatic seek to the next
cylinder is issued when the last sectur of the last track in the current
cylinder has been accessed. Therefore, assuming data transfer begins
at sector 0 of track 0, head positioning is unly required when a
cylinder has been filled. The time required to position to an adjace,it
cylinder is 7 milliseconds.
Whenever a new data transfer operation to disk is initiated (for
example, when alternating buffers), the rotational latency must be
considered. This is a maximum of 16 67 milliseconds.
Using a double buffering scheme, the time required to fill a buffer
from the HDDT must be long enough to allow for head positioning and
data transfer to disk for the previous buffer. Using two track-sized
36
Fbuffers (5632 words each), a maximum of 33.3 milliseconds (2 disk
rotations) would be required to transfer each buffer to disk (one
rotation for head positioning and one for the actual data transfer).
The HDDT speed selected must therefore result in a 5632-wurd
transfer time greater than 33.3 milliseconds. Sin ,--e 15 ips would
result in one buffer being filled every 34.1 milliseconds, this speed
is theoretically realizable. In practice however, the narrow margin
afforded by the difference of 0.8 milliseconds may require a reduction
of HDDY speed to 7 1/2 ips or a modification of the buffering
strategy.
If some intermediate processing which results in a reduction of
data volume (such as subsampling, band selection, or veraging) i;,
performed before transfer to disk, the HDDT may be allowed to run at a
faster speed. This consideration, however, is dependent on the degree
of reduction and the time required for proser;sing.
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